

ZD25Q16B

Ultra Low Power, 16M-bit Serial Multi I/O Flash Memory Datasheet

Performance Highlight

- ♦ Wide Supply Range from 2.7 to 3.6V for Read, Erase and Program
- ◆ Ultra Low Power consumption for Read, Erase and Program
- ◆ X1, X2 and X4 Multi I/O Support
- ♦ High reliability with 100K cycling and 20 Year-retention



Contents

1.	FEATUR	RES	4
2.	GENER	AL DESCRIPTION	5
3.	MEMO	RY ORGANIZATION	7
4.	DEVICE	OPERATION	8
5.	DATA P	ROTECTION	9
6.	STATUS	S REGISTER	11
7.	COMIN	ANDS DESCRIPTION	13
	7.1.	Write Enable (WREN) (06H)	16
	7.2.	Write Disable (WRDI) (04H)	16
	7.3.	Read Status Register (RDSR) (05H or 35H)	17
	7.4.	Write Status Register (WRSR) (01H)	
	7.5.	Write Enable for Volatile Status Register (50H)	
	7.6.	Read Data Bytes (READ) (03H)	
	7.7.	Read Data Bytes at Higher Speed (Fast Read) (OBH)	
	7.8.	Dual Output Fast Read (3BH)	
	7.9.	Quad Output Fast Read (6BH)	
	7.10.	Dual I/O Fast Read (BBH)	
	7.11.	Quad I/O Fast Read(EBH)	
	7.12.	Quad I/O Word Fast Read(E7H)	
	7.13.	Page Program (PP) (02H)	
	7.14.	Quad Page Program (32H)	
	7.15.	Sector Erase (SE) (20H)	
	7.16.	32KB Block Erase (BE) (52H)	
	7.17.	64KB Block Erase (BE) (D8H)	
	7.17. 7.18.	Chip Erase (CE) (60/C7H)	
	7.19.	Deep Power-Down (DP) (B9H)	
	7.19. 7.20.	Release from Deep Power-Down or High Performance Mode and Read Device ID (RDI) (ABH)	
	7.20. 7.21.	Read Manufacture ID/ Device ID (REMS) (90H)	
	7.21. 7.22.	Read Identification (RDID) (9FH)	
	7.22. 7.23.	Continuous Read Mode Reset (CRMR) (FFH)	
		· · · · · · · · · · · · · · · · · · ·	
	7.24. 7.25.	Read Unique ID (4BH)Program/Erase Suspend (PES) (75H)	
	_		
	7.26.	Program/Erase Resume (PER) (7AH)	
	7.27.	Erase Security Registers (44H)	
	7.28.	Program Security Registers (42H)	
	7.29.	Read Security Registers (48H)	
	7.30.	Enable Reset (66H) and Reset (99H)	
	7.31.	Read Serial Flash Discoverable Parameter (5AH)	
8.	ELECTR	ICAL CHARACTERISTICS	42
	8.1.	POWER-ON TIMING	
	8.2.	INITIAL DELIVERY STATE	42



	8.3.	ABSOLUTE MAXIMUM RATINGS	
	8.4.	CAPACITANCE MEASUREMENT CONDITIONS	
	8.5.	DC CHARACTERISTICS	
	8.6.	AC CHARACTERISTICS	46
9.	ORDERI	ING INFORMATION	51
10.	PACKAG	GE INFORMATION	52
	10.1.	8-Lead SOP(150mil)	52
	10.2.	8-Lead SOP(173mil)	53
	10.3.	8-Lead SOP(208mil)	54
	10.4.	8-Lead USON(3x2x0.55mm)	55
	10.5.	8-Lead USON(3x2x0.50mm)	56
11.	REVISI	ON HISTORY	57



1. FEATURES

- ◆ 16M-bit Serial Flash
 - -2048K-Byte
 - -256 Bytes per programmable page
- Standard, Dual, Quad SPI
 - -Standard SPI: SCLK, CS#, SI, SO, WP#, HOLD#
 - -Dual SPI: SCLK, CS#, IOO, IO1, WP#, HOLD#
 - -Quad SPI: SCLK, CS#, IO0, IO1, IO2, IO3
- ◆ High Speed Clock Frequency
 - -120MHz for fast read with 30PF load
 - -Dual I/O Data transfer up to 240Mbits/s
 - -Quad I/O Data transfer up to 480Mbits/s
- ◆ Software/Hardware Write Protection
 - -Write protect all/portion of memory via software
 - -Enable/Disable protection with WP# Pin
 - -Top/Bottom Block protection
- Minimum 100,000 Program/Erase Cycles
- ◆ Data Retention
 - -20-year data retention typical
- ◆ Allows XIP (execute in place) Operation
 - -Continuous Read With 8/16/32/64-Byte Wrap


- ◆ Fast Program/Erase Speed
 - -Page Program time: 1.1ms typical
 - -Sector Erase time: 5.1ms typical
 - -Block Erase time: 5.1ms typical
 - -Chip Erase time: 5.2ms typical
- ◆ Flexible Architecture
 - -Uniform Sector of 4K-Byte
 - -Uniform Block of 32/64K-Byte
- ◆ Low Power Consumption
 - -0.65uA typical deep power down current
 - -8uA typical standby current
- Advanced Security Features
 - -128-Bit Unique ID for each device
 - -4x256-Byte security registers with OTP locks
 - -Discoverable parameters (SFDP) register
- ◆ Single Power Supply Voltage
- -Full voltage range:2.7~3.6V
- ◆ Package Information
 - -SOP8 (150mil)
 - -SOP8 (208mil)
 - -TSSOP8 (173mil)
 - -USON8 (2*3*0.55mm)
 - -USON8 (2*3*0.50mm)
 - -TFBGA-24(6*4 ball array)




2. GENERAL DESCRIPTION

The ZD25Q16B(16M-bit) Serial flash supports the standard Serial Peripheral Interface (SPI), and supports the Dual/Quad SPI: Serial Clock, Chip Select, Serial Data I/O0 (SI), I/O1 (SO), I/O2 (WP#), and I/O3 (HOLD#). The Dual I/O data is transferred with speed of 240Mbits/s and the Quad I/O & Quad output data is transferred with speed of 480Mbits/s.

CONNECTION DIAGRAM



8-PIN SOP (150mil/200mil) and TSSOP




PIN DESCRIPTION

Pin Name	1/0	Description
CS#	ı	Chip Select Input
SO (IO1)	1/0	Data Output (Data Input Output 1)
WP# (IO2)	1/0	Write Protect Input (Data Input Output 2)
GND		Ground
SI (IO0)	1/0	Data Input (Data Input Output 0)
SCLK	ı	Serial Clock Input
HOLD# (IO3)	1/0	Hold Input (Data Input Output 3)
vcc		Power Supply

Note: CS# must be driven high if chip is not selected. Please don't leave CS# floating any time after power is on.



BLOCK DIAGRAM





3. MEMORY ORGANIZATION

ZD25Q16B

Each device has	Each block has	Each sector has	Each page has	
2M	64/32K	4K	256	Bytes
8K	256/128	16		pages
512	16/8	•	78	sectors
32/64				blocks

UNIFORM BLOCK SECTOR ARCHITECTURE

ZD25Q16B 64K Bytes Block Sector Architecture

Block	Sector	Addres	ss range
	511	1FF000H	1FFFFFH
31			
	496	1F0000H	1F0FFFH
	495	1EF000H	1EFFFFH
30			
	480	1E0000H	1E0FFFH
			
	47	02F000H	02FFFFH
2			
	32	020000H	020FFFH
	31	01F000H	01FFFFH
1			
	16	010000H	010FFFH
	15	00F000H	00FFFFH
0			
	0	000000Н	000FFFH



4. DEVICE OPERATION

SPI Mode Standard SPI

The ZD25Q16B features a serial peripheral interface on 4 signals bus: Serial Clock (SCLK), Chip Select (CS#), Serial Data Input (SI) and Serial Data Output (SO). Both SPI bus mode 0 and 3 are supported. Input data is latched on the rising edge of SCLK and data shifts out on the falling edge of SCLK.

Dual SPI

The ZD25Q16B supports Dual SPI operation when using the "Dual Output Fast Read" and "Dual I/O Fast Read" (3BH and BBH) commands. These commands allow data to be transferred to or from the device at twice the rate of the standard SPI. When using the Dual SPI command the SI and SO pins become bidirectional I/O pins: IOO and IO1.

Quad SPI

The ZD25Q16B supports Quad SPI operation when using the "Quad Output Fast Read" (6BH), "Quad I/O Fast Read" (EBH), "Quad I/O Word Fast Read" (E7H) and "Quad Page Program" (32H) commands. These commands allow data to be transferred to or from the device at four times the rate of the standard SPI. When using the Quad SPI command the SI and SO pins become bidirectional I/O pins: IO0 and IO1, and WP# and HOLD# pins become IO2 and IO3. Quad SPI commands require the non-volatile Quad Enable bit (QE) in Status Register to be set.

Hold

The HOLD# function is only available when QE=0, If QE=1, The HOLD# functions is disabled, the pin acts as dedicated data I/O pin.

The HOLD# signal goes low to stop any serial communications with the device, but doesn't stop the operation of write status register, programming, or erasing in progress.

The operation of HOLD, need CS# keep low, and starts on falling edge of the HOLD# signal, with SCLK signal being low (if SCLK is not being low, HOLD operation will not start until SCLK being low). The HOLD condition ends on rising edge of HOLD# signal with SCLK being low (If SCLK is not being low, HOLD operation will not end until SCLK being low).

The SO is high impedance, both SI and SCLK don't care during the HOLD operation, if CS# drives high during HOLD operation, it will reset the internal logic of the device. To re-start communication with chip, the HOLD# must be at high and then CS# must be at low.




Figure 1. Hold Condition



5. DATA PROTECTION

The ZD25Q16B provide the following data protection methods:

- Write Enable (WREN) command: The WREN command is set the Write Enable Latch bit (WEL). The WEL bit will return to reset by the following situation:
 - -Power-Up
 - -Write Disable (WRDI)
 - -Write Status Register (WRSR)
 - -Page Program (PP)
 - -Sector Erase (SE) / Block Erase (BE) / Chip Erase (CE)
- Software Protection Mode: The Block Protect (BP4, BP3, BP2, BP1, and BP0) bits define the section of the memory array that can be read but not change.
- ◆ Hardware Protection Mode: WP# goes low to protect the BP0~BP4 bits and SRP0~1 bits.
- Deep Power-Down Mode: In Deep Power-Down Mode, all commands are ignored except the Release from Deep Power-Down Mode command.

Table1.0 ZD25Q16B Protected area size (CMP=0)

3	Status Re	gister Co	ntent		(a) (b)	Memory Cont	tent	2
BP4	BP3	BP2	BP1	вро	Blocks	Addresses	Density	Portion
X	X	0	0	0	NONE	NONE	NONE	NONE
0	0	0	0	1	31	1F0000H-1FFFFFH	64KB	Upper 1/32
0	0	0	1	0	30 to 31	1E0000H-1FFFFFH	128KB	Upper 1/16
0	0	0	1	1	28 to 31	1C0000H-1FFFFFH	256KB	Upper 1/8
0	0	1	0	0	24 to 31	180000H-1FFFFFH	512KB	Upper 1/4
0	0	1	0	1	16 to 31	100000H-1FFFFFH	1M	Upper 1/2
0	1	0	0	1	0	000000H-00FFFFH	64KB	Lower 1/32
0	1	0	1	0	0 to 1	000000H-01FFFFH	128KB	Lower 1/16
0	1	0	1	1	0 to 3	000000H-03FFFFH	256KB	Lower 1/8
0	1	1	0	0	0 to 7	000000H-07FFFFH	512KB	Lower 1/4
0	1	1	0	1	0 to 15	000000H-0FFFFFH	1M	Lower 1/2
X	X	1	1	X	0 to 31	000000H-1FFFFFH	2M	ALL
1	0	0	0	1	31	1FF000H-1FFFFFH	4KB	Top Block
1	0	0	1	0	31	1FE000H-1FFFFFH	8KB	Top Block
1	0	0	1	1	31	1FC000H-1FFFFFH	16KB	Top Block
1	0	1	0	Х	31	1F8000H-1FFFFFH	32KB	Top Block
1	1	0	0	1	0	000000H-000FFFH	4KB	Bottom Bloc
1	1	0	1	0	0	000000H-001FFFH	8KB	Bottom Block
1	1	0	1	1	0	000000H-003FFFH	16KB	Bottom Block
1	1	1	0	X	0	000000H-007FFFH	32KB	Bottom Bloc



Table1.1 ZD25Q16B Protected area size (CMP=1)

	Status Re	gister Co	ntent			Memory Content					
BP4	BP3	BP2	BP1	BP0	Blocks	Addresses	Density	Portion			
X	X	0	0	0	0 to 31	000000H-1FFFFFH	2M	ALL			
0	0	0	0	1	0 to 30	000000H-1EFFFFH	1984KB	Lower 31/32			
0	0	0	1	0	0 to 29	000000H-1DFFFFH	1920KB	Lower 15/16			
0	0	0	1	1	0 to 27	000000H-1BFFFFH	1792KB	Lower 7/8			
0	0	1	0	0	0 to 23	000000H-17FFFFH	1536KB	Lower 3/4			
0	0	1	0	1	0 to 15	000000H-0FFFFFH	1M	Lower 1/2			
0	1	0	0	1	1 to 31	010000H-1FFFFFH	1984KB	Upper 31/32			
0	1	0	1	0	2 to 31	020000H-1FFFFFH	1920KB	Upper 15/16			
0	1	0	1	1	4 to 31	040000H-1FFFFFH	1792KB	Upper 7/8			
0	1	1	0	0	8 to 31	080000H-1FFFFFH	1536KB	Upper 3/4			
0	1	1	0	1	16 to 31	100000H-1FFFFFH	1M	Upper 1/2			
X	Х	1	1	X	NONE	NONE	NONE	NONE			
1	0	0	0	1	0 to 31	000000H-1FEFFFH	2044KB	Lower 511/512			
1	0	0	1	0	0 to 31	000000H-1FDFFFH	2040KB	Lower 255/256			
1	0	0	1	1	0 to 31	000000H-1FBFFFH	2032KB	Lower 127/128			
1	0	1	0	X	0 to 31	000000H-1F7FFFH	2016KB	Lower 63/64			
1	1	0	0	1	0 to 31	001000H-1FFFFFH	2044KB	Upper 511/512			
1	1	0	1	0	0 to 31	002000H-1FFFFFH	2040KB	Upper 255/256			
1	1	0	1	1	0 to 31	004000H-1FFFFFH	2032KB	Upper 127/128			
1	1	1	0	X	0 to 31	008000H-1FFFFFH	2016KB	Upper 63/64			



6. STATUS REGISTER

S15	S14	S13	S12	S11	S10	S9	S8
SUS	CMP	Reserved	Reserved	Reserved	LB	QE	SRP
\$7	\$6	\$5	S4	63	52	S1	SO
S7	\$6	\$5	S4	S3	52	S1	

The status and control bits of the Status Register are as follows:

WIP bit.

The Write in Progress (WIP) bit indicates whether the memory is busy in program/erase/write status register progress. When WIP bit sets to 1, means the device is busy in program/erase/write status register progress, when WIP bit sets 0, means the device is not in program/erase/write status register progress.

WEL bit.

The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch. When set to 1 the internal Write Enable Latch is set, when set to 0 the internal Write Enable Latch is reset and no Write Status Register, Program or Erase command is accepted.

BP4, BP3, BP2, BP1, BP0 bits.

The Block Protect (BP4, BP3, BP2, BP1, and BP0) bits are non-volatile. They define the size of the area to be software protected against Program and Erase commands. These bits are written with the Write Status Register (WRSR) command. When the Block Protect (BP4, BP3, BP2, BP1, BP0) bits are set to 1, the relevant memory area (as defined in Table1).becomes protected against Page Program (PP), Sector Erase (SE) and Block Erase (BE) commands. The Block Protect (BP4, BP3, BP2, BP1, and BP0) bits can be written provided that the Hardware Protected mode has not been set. The Chip Erase (CE) command is executed, if the Block Protect (BP2, BP1, and BP0) bits are 0 and CMP=0 or the Block Protect (BP2, BP1, and BP0) bits are 1 and CMP=1.

SRP1, SRP0 bits.

The Status Register Protect (SRP1 and SRP0) bits are non-volatile Read/Write bits in the status register. The SRP bits control the method of write protection: software protection, hardware protection, power supply lock-down or one time programmable protection.

SRP	SRP	#WP	Status Register	Description
0	0	х	Software Protected	The Status Register can be written to after a Write Enable command, WEL=1.(Default)
0	1	0	Hardware Protected	WP#=0, the Status Register locked and cannot be written to.
0	1	1	Hardware Unprotected	WP#=1, the Status Register is unlocked and can be written to after a Write Enable command, WEL=1.
1	0	х	Power Supply Lock-Down ⁽¹⁾ (2)	Status Register is protected and cannot be written to again until the next Power-Down, Power-Up cycle.
1	1	Х	One Time Program ⁽²⁾	Status Register is permanently protected and cannot be written to.

NOTE:

- 1. When SRP1, SRP0= (1, 0), a Power-Down, Power-Up cycle will change SRP1, SRP0 to (0, 0) state.
- 2. This feature is available on special order. Please contact Zetta Device for details.



QE bit.

The Quad Enable (QE) bit is a non-volatile Read/Write bit in the Status Register that allows Quad operation. When the QE bit is set to 0 (Default) the WP# pin and HOLD# pin are enable. When the QE pin is set to 1, the Quad IO2 and IO3 pins are enabled. (It is best to set the QE bit to 0 to avoid short issues if the WP# or HOLD# pin is tied directly to the power supply or ground).

LB bit.

The LB bit is a non-volatile One Time Program (OTP) bit in Status Register (S10) that provide the write protect control and status to the Security Registers. The default state of LB is 0, the security registers are unlocked. LB can be set to 1 individually using the Write Register instruction. LB is One Time Programmable, once it's set to 1, the Security Registers will become read-onlypermanently.

CMP bit

The CMP bit is a non-volatile Read/Write bit in the Status Register (S14). It is used in conjunction with the BP4-BP0 bits to provide more flexibility for the array protection. Please see the Status registers Memory Protection table for details. The default setting is CMP=0.

SUS bit

The SUS bit is a read only bit in the status register (S15) that is set to 1 after executing an Erase/Program Suspend (75H) command. The SUS bit is cleared to 0 by Erase/Program Resume (7AH) command as well as a power-down, power-up cycle.



7. COMMANDS DESCRIPTION

All commands, addresses and data are shifted in and out of the device, beginning with the most significant bit on the first rising edge of SCLK after CS# is driven low. Then, the one-Byte command code must be shifted in to the device, with most significant bit first on SI, and each bit is latched on the rising edges of SCLK.

See Table2, every command sequence starts with a one-Byte command code. Depending on the command, this might be followed by address Bytes, or by data Bytes, or by both or none. CS# must be driven high after the last bit of the command sequence has been completed. For the commands of Read, Fast Read, Read Status Register or Release from Deep Power-Down, and Read Device ID, the shifted-in command sequence is followed by a data-out sequence. All read instruction can be completed after any bit of the data-out sequence is being shifted out, and then CS# must be driven high to return to deselected status.

For the commands of Page Program, Sector Erase, Block Erase, Chip Erase, Write Status Register, Write Enable, Write Disable or Deep Power-Down command, CS# must be driven high exactly at a Byte boundary, otherwise the command is rejected, and is not executed. That means CS# must be driven high when the number of clock pulses after CS# being driven low is an exact multiple of eight. For Page Program, if CS# is driven high at any time the input Byte is not a full Byte, nothing will happen and WEL will not be reset.

Table2. Commands (Standard/Dual/Quad SPI)

Command Name	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	n-Bytes
Write Enable	06H						
Write Disable	04H						
Volatile SR	50H						
Write							
Read Status Register	05H	(S7-S0)					(continuous)
Read Status Register-1	35H	(S15-S8)					(continuous)
Write Status Register	01H	S7-S0	S15-S8				
Read Data	03H	A23-A16	A15-A8	A7-A0	(D7-D0)	(Next Byte)	(continuous)
Fast Read	0BH	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	(continuous)
Dual Output Fast Read	ЗВН	A23-A16	A15-A8	A7-A0	dummy	(D7-D0) ⁽¹⁾	(continuous)
Dual I/O	ВВН	A23-A8 ⁽²⁾	A7-A0 M7-M0 ⁽²⁾	(D7-D0) ⁽¹⁾			(continuous)
Quad Output Fast Read	6BH	A23-A16	A15-A8	A7-A0	dummy	(D7-D0) ⁽³⁾	(continuous)
Quad I/O	EBH	A23-A0 M7-M0 ⁽⁴⁾	dummy ⁽⁵⁾	(D7-D0) ⁽³⁾			(continuous)
Quad I/O Word Fast Read ⁽⁷⁾	E7H	A23-A0 M7-M0 ⁽⁴⁾	dummy ⁽⁶⁾	(D7-D0) ⁽³⁾			(continuous)
Continuous Read Mode Reset	FFH						
Page Program	02 H	A23-A16	A15-A8	A7-A0	D7-D0	Next Byte	
Quad Page Program	32H	A23-A16	A15-A8	A7-A0	D7-D0		
Sector Erase	20H	A23-A16	A15-A8	A7-A0			
Block Erase(32K)	52H	A23-A16	A15-A8	A7-A0			
Block Erase(64K)	D8H	A23-A16	A15-A8	A7-A0			
Chip Erase	C7/60H						
Enable Reset	66H						
Reset	99H						
Program/Erase Suspend	75H						



Program/Erase Resume	7AH						
Deep Power-Down	В9Н						
Release From Deep Power- Down, And Read	ABH	dummy	dummy	dummy	(DID7- DID0)		(continuous)
Release From Deep Power-Down	ABH						
Manufacturer/ Device ID	90H	dummy	dummy	00H	(MID7- MID0)	(DID7- DID0)	(continuous)
Read Unique ID	4BH	dummy	dummy	dummy	dummy	(UID-UID0)	(continuous)
Read Serial Flash Discoverable	5AH	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	(continuous)
Read Identification	9FH	(MID7- M0)	(JDID15- JDID8)	(JDID7- JDID0)			(continuous)
Erase Security Registers ⁽⁸⁾	44H	A23-A16	A15-A8	A7-A0			
Program Security Registers ⁽⁸⁾	42H	A23-A16	A15-A8	A7-A0	D7-D0	D7-D0	
Read Security Registers ⁽⁸⁾	48H	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	

NOTE:

1. Dual Output data

2. Dual Input Address

3. Quad Output Data

4. Quad Input Address

5. Fast Read Quad I/O Data

$$IO0 = (x, x, x, x, D4, D0,...)$$

$$IO1 = (x, x, x, x, D5, D1,...)$$

$$IO2 = (x, x, x, x, D6, D2,...)$$

$$IO3 = (x, x, x, x, D7, D3,...)$$

6. Fast Word Read Quad I/O Data

$$IO0 = (x, x, D4, D0,...)$$

$$IO1 = (x, x, D5, D1,...)$$



$$IO2 = (x, x, D6, D2,...)$$

 $IO3 = (x, x, D7, D3,...)$

- 7. Fast Word Read Quad I/O Data: the lowest address bit must be 0.
- 8. Security Registers Address:

Security Register0: A23-A16=00H, A15-A8=00H, A7-A0= Byte Address;

Security Register1: A23-A16=00H, A15-A8=01H, A7-A0= Byte Address;

Security Register2: A23-A16=00H, A15-A8=02H, A7-A0= Byte Address;

Security Register3: A23-A16=00H, A15-A8=03H, A7-A0= Byte Address.

9. Address, Continuous Read Mode bits, Dummy bits, Manufacture ID and Device ID IO0 = (A20, A16, A12, A8, A4, A0, M4, M0, x, x, x, x, MID4, MID0, DID4, DID0, ...) IO1 = (A21, A17, A13, A9, A5, A1, M5, M1, x, x, x, x, MID5, MID1, DID5, DID1, ...) IO2 = (A22, A18, A14, A10, A6, A2, M6, M2, x, x, x, x, MID6, MID2, DID6, DID2, ...) IO3 = (A23, A19, A15, A11, A7, A3, M7, M3, x, x, x, x, MID7, MID3, DID7, DID3, ...)

Table of ID Definitions: ZD25Q16B

Operation Code	MID7-MID0	ID15-ID8	ID7-ID0
9FH	BA	60	15
90H	BA		14
ABH			14

7.1. Write Enable (WREN) (06H)

The Write Enable (WREN) command is for setting the Write Enable Latch (WEL) bit. The Write Enable Latch (WEL) bit must be set prior to every Page Program (PP), Sector Erase (SE), Block Erase (BE), Chip Erase (CE), Write Status Register (WRSR) and Erase/Program Security Registers command. The Write Enable (WREN) command sequence: CS# sending the Write Enable command CS# goes high. goes low

CS# 0 2 3 4 5 6 SCLK Command 06H SI SO High-Z

Figure 2. Write Enable Sequence Diagram

7.2. Write Disable (WRDI) (04H)

The Write Disable command is for resetting the Write Enable Latch (WEL) bit. The Write Disable command sequence: CS# goes low Sending the Write Disable command CS# goes high. The WEL bit is reset by following condition: Power-



up and upon completion of the Write Status Register, Page Program, Sector Erase, Block Erase, Chip Erase, Erase/Program Security Registers and Reset commands.

CS #

SCLK

Command


SI

High-Z

Figure 3. Write Disable Sequence Diagram

7.3. Read Status Register (RDSR) (05H or 35H)

The Read Status Register (RDSR) command is for reading the Status Register. The Status Register may be read at any time, even while a Program, Erase or Write Status Register cycle is in progress. When one of these cycles is in progress, it is recommended to check the Write In Progress (WIP) bit before sending a new command to the device. It is also possible to read the Status Register continuously. For command code "05H", the SO will output Status Register bits S7~S0. The command code "35H", the SO will output Status Register bits S15~S8.



7.4. Write Status Register (WRSR) (01H)



The Write Status Register (WRSR) command allows new values to be written to the Status Register. Before it can be accepted, a Write Enable (WREN) command must previously have been executed. After the Write Enable (WREN) command has been decoded and executed, the device sets the Write Enable Latch(WEL).

The Write Status Register (WRSR) command has no effect on S15, S1 and S0 of the Status Register. CS# must be driven high after the eighth or sixteen bit of the data Byte has been latched in. If not, the Write Status Register (WRSR) command is not executed. If CS# is driven high after eighth bit of the data Byte, the CMP and QE bit will not change. As soon as CS# is driven high, the self-timed Write Status Register cycle (whose duration is tW) is initiated. While the Write Status Register cycle is in progress, the Status Register may still be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Write Status Register cycle, and is 0 when it is completed. When the cycle is completed, the Write Enable Latch (WEL) is reset.

The Write Status Register (WRSR) command allows the user to change the values of the Block Protect (BP4, BP3, BP2, BP1, BP0) bits, to define the size of the area that is to be treated as read-only, as defined in Table1. The Write Status Register (WRSR) command also allows the user to set or reset the Status Register Protect (SRP) bit in accordance with the Write Protect (WP#) signal. The Status Register Protect (SRP) bit and Write Protect (WP#) signal allow the device to be put in the Hardware Protected Mode. The Write Status Register (WRSR) command is not executed once the Hardware Protected Mode is entered.




Figure 5. Write Status Register Sequence Diagram



7.5. Write Enable for Volatile Status Register (50H)

The non-volatile Status Register bits can also be written to as volatile bits. This gives more flexibility to change the system configuration and memory protection schemes quickly without waiting for the typical non-volatile bit write cycles or affecting the endurance of the Status Register non-volatile bits. The Write Enable for Volatile Status Register command must be issued prior to a Write Status Register command and any other commands can't be inserted between them. Otherwise, Write Enable for Volatile Status Register will be cleared. The Write Enable for Volatile Status Register command will not set the Write Enable Latch bit, it is only valid for the Write Status Register command to change the volatile Status Register bit values.




Figure 6. Write Enable for Volatile Status Register Sequence Diagram

7.6. Read Data Bytes (READ) (03H)

The Read Data Bytes (READ) command is followed by a 3-Byte address (A23-A0), and each bit is latched-in on the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, and each bit is shifted out, at a Max frequency fR, on the falling edge of SCLK. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out. The whole memory can, therefore, be read with a single Read Data Bytes (READ) command. Any Read Data Bytes (READ) command, while an Erase, Program or





Figure 7. Read Data Bytes Sequence Diagram



7.7. Read Data Bytes at Higher Speed (Fast Read) (0BH)

The Read Data Bytes at Higher Speed (Fast Read) command is for quickly reading data out. It is followed by a 3- Byte address (A23-A0) and a dummy Byte, and each bit is latched-in on the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, and each bit is shifted out, at a Max frequency fC, on the falling edge of SCLK. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out.



Dual Output Fast Read (3BH)

The Dual Output Fast Read command is followed by 3-Byte address (A23-A0) and a dummy Byte, each bit being latched in during the rising edge of SCLK, then the memory contents are shifted out 2-bit per clock cycle from SI and SO. The command sequence is shown in followed Figure 9 The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out.




Figure 9. Dual Output Fast Read Sequence Diagram



7.9. Quad Output Fast Read (6BH)

The Quad Output Fast Read command is followed by 3-Byte address (A23-A0) and a dummy Byte, each bit being latched in during the rising edge of SCLK, then the memory contents are shifted out 4-bit per clock cycle from IO3, IO2, IO1 and IO0. The command sequence is shown in followed Figure 10. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out.




Figure 10. Quad Output Fast Read Sequence Diagram


7.10. Dual I/O Fast Read (BBH)


The Dual I/O Fast Read command is similar to the Dual Output Fast Read command but with the capability to input the 3-Byte address (A23-0) and a "Continuous Read Mode" Byte 2-bit per clock by SI and SO, and each bit is latched in on the rising edge of SCLK, then the memory contents are shifted out 2-bit per clock cycle from SI and SO. The command sequence is shown in followed Figure 11. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out.

Dual I/O Fast Read with "Continuous Read Mode"

The Dual I/O Fast Read command can further reduce command overhead through setting the "Continuous Read Mode" bits (M7-0) after the input 3-Byte address (A23-A0). If the "Continuous Read Mode" bits (M7-0) =AXH, then the next Dual I/O Fast Read command (after CS# is raised and then lowered) does not require the BBH command code. The command sequence is shown in followed Figure 11. If the "Continuous Read Mode" bits (M7-0) are any value other than AXH, the next command requires the first BBH command code, thus returning to normal operation. A "Continuous Read Mode" Reset command can be used to reset (M7-0) before issuing normal command.







7.11. Quad I/O Fast Read (EBH)



The Quad I/O Fast Read command is similar to the Dual I/O Fast Read command but with the capability to input the 3-Byte address (A23-0) and a "Continuous Read Mode" Byte and 4-dummy clock 4-bit per clock by IO0, IO1, IO2, IO3, each bit being latched in during the rising edge of SCLK, then the memory contents are shifted out 4-bit per clock cycle from IO0, IO1, IO2, IO3. The command sequence is shown in followed Figure 13. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out. The Quad Enable bit (QE) of Status Register (S9) must be set to enable for the Quad I/O Fast readcommand.

Quad I/O Fast Read with "Continuous Read Mode"

The Quad I/O Fast Read command can further reduce command overhead through setting the "Continuous Read Mode" bits (M7-0) after the input 3-Byte address (A23-A0). If the "Continuous Read Mode" bits (M7-0) =AXH, then the next Quad I/O Fast Read command (after CS# is raised and then lowered) does not require the EBH command code. The command sequence is shown in followed Figure 13. If the "Continuous Read Mode" bits (M7-0) are any value other than AXH, the next command requires the first EBH command code, thus returning to normal operation. A "Continuous Read Mode" Reset command can be used to reset (M7-0) before issuing normal command.





Figure 13. Quad I/O Fast Read Sequence Diagram (M7-0= 0XH or not AXH)

Figure 14. Quad I/O Fast Read Sequence Diagram (M7-0= AXH)





7.12. Quad I/O Word Fast Read (E7H)

The Quad I/O Word Fast Read command is similar to the Quad I/O Fast Read command except that the lowest address bit (A0) must be equal 0 and there are only 2-dummy clock. The command sequence is shown in followed Figure 15. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out. The Quad Enable bit (QE) of Status Register (S9) must be set to enable for the Quad I/O Word Fast read command.

Quad I/O Word Fast Read with "Continuous Read Mode"

The Quad I/O Word Fast Read command can further reduce command overhead through setting the "Continuous Read Mode" bits (M7-0) after the input 3-Byte address (A23-A0). If the "Continuous Read Mode" bits (M7-0) =AXH, then the next Quad I/O Word Fast Read command (after CS# is raised and then lowered) does not require the E7H command code. The command sequence is shown in followed Figure 15. If the "Continuous Read Mode" bits (M7-0) are any value other than AXH, the next command requires the first E7H command code, thus returning to normal operation. A "Continuous Read Mode" Reset command can be used to reset (M7-0) before issuing normal command.




Figure 15. Quad I/O Word Fast Read Sequence Diagram (M7-0= 0XH or not AXH)

Figure 16. Quad I/O Word Fast Read Sequence Diagram (M7-0= AXH) CS# 10 11 SCLK SI(IO0) SO(IO1) WP # (IO2) HOLD #(IO3) M7-0 Dummy Byte 1



7.13. Page Program (PP) (02H)

The Page Program (PP) command is for programming the memory. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command.

The Page Program (PP) command is entered by driving CS# Low, followed by the command code, three address Bytes and at least one data Byte on SI. If the 8 least significant address bits (A7-A0) are not all zero, all transmitted data that goes beyond the end of the current page are programmed from the start address of the same page (from the address whose 8 least significant bits (A7-A0) are all zero). CS# must be driven low for the entire duration of the sequence. The Page Program command sequence: CS# goes low \rightarrow sending Page Program command \rightarrow 3-Byte address on SI \rightarrow at least 1 Byte data on SI \rightarrow CS# goes high. The command sequence is shown in Figure17. If more than 256 Bytes are sent to the device, previously latched data are discarded and the last 256 data Bytes are guaranteed to be programmed correctly within the same page. If less than 256 data Bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other Bytes of the same page. CS# must be driven high after the eighth bit of the last data Byte has been latched in; otherwise the Page Program (PP) command is not executed.

As soon as CS# is driven high, the self-timed Page Program cycle (whose duration is tPP) is initiated. While the Page Program cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Page Program (PP) command applied to a page which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) is not executed.




Figure 17. Page Program Sequence Diagram



7.14. Quad Page Program (32H)

The Quad Page Program command is for programming the memory using four pins: IO0, IO1, IO2, and IO3. To use Quad Page Program the Quad enable in status register Bit9 must be set (QE=1). A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command. The quad Page Program command is entered by driving CS# Low, followed by the command code (32H), three address Bytes and at least one data Byte on IO pins.

The command sequence is shown in Figure 18. If more than 256 Bytes are sent to the device, previously latched data are discarded and the last 256 data Bytes are guaranteed to be programmed correctly within the same page. If less than 256 data Bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other Bytes of the same page. CS# must be driven high after the eighth bit of the last data Byte has been latched in; otherwise the Quad Page Program (PP) command is not executed.

As soon as CS# is driven high, the self-timed Quad Page Program cycle (whose duration is tPP) is initiated. While the Quad Page Program cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Quad Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Quad Page Program command applied to a page which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) is not executed.




Figure 18. Quad Page Program Sequence Diagram



7.15. Sector Erase (SE) (20H)

The Sector Erase (SE) command is used to erase all the data of the chosen sector. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The Sector Erase (SE) command is entered by driving CS# low, followed by the command code, and 3-address Byte on SI. Any address inside the sector is a valid address for the Sector Erase (SE) command. CS# must be driven low for the entire duration of the sequence.

The Sector Erase command sequence: CS# goes low → sending Sector Erase command → 3-Byte address on SI → CS# goes high. The command sequence is shown in Figure 19. CS# must be driven high after the eighth bit of the last address Byte has been latched in; otherwise the Sector Erase (SE) command is not executed. As soon as CS# is driven high, the self-timed Sector Erase cycle (whose duration is tSE) is initiated. While the Sector Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Sector Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A Sector Erase (SE) command applied to a sector which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) bit (see Table 1&1a) is not executed.




Figure 19. Sector Erase Sequence Diagram

7.16. 32KB Block Erase (BE) (52H)

The 32KB Block Erase (BE) command is used to erase all the data of the chosen block. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The 32KB Block Erase (BE) command is entered by driving CS# low, followed by the command code, and three address Bytes on SI. Any address inside the block is a valid address for the 32KB Block Erase (BE) command. CS# must be driven low for the entire duration of the sequence.

The 32KB Block Erase command sequence: CS# goes low → sending 32KB Block Erase command → 3-Byte address on SI → CS# goes high. The command sequence is shown in Figure 20. CS# must be driven high after the eighth bit of the last address Byte has been latched in; otherwise the 32KB Block Erase (BE) command is not executed. As soon as CS# is driven high, the self-timed Block Erase cycle (whose duration is tBE) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A 32KB Block Erase (BE) command applied to a block which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits (see Table 1&1a) is notexecuted.




Figure 20. 32KB Block Erase Sequence Diagram



7.17. 64KB Block Erase (BE) (D8H)

The 64KB Block Erase (BE) command is used to erase all the data of the chosen block. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The 64KB Block Erase (BE) command is entered by driving CS# low, followed by the command code, and three address Bytes on SI. Any address inside the block is a valid address for the 64KB Block Erase (BE) command. CS# must be driven low for the entire duration of the sequence.

The 64KB Block Erase command sequence: CS# goes low → sending 64KB Block Erase command → 3-Byte address on SI → CS# goes high. The command sequence is shown in Figure 21. CS# must be driven high after the eighth bit of the last address Byte has been latched in; otherwise the 64KB Block Erase (BE) command is not executed. As soon as CS# is driven high, the self-timed Block Erase cycle (whose duration is tBE) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A 64KB Block Erase (BE) command applied to a block which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits (see Table1&1a) is not executed.




Figure 21. 64KB Block Erase Sequence Diagram

7.18. Chip Erase (CE) (60/C7H)

The Chip Erase (CE) command is used to erase all the data of the chip. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit .The Chip Erase (CE) command is entered by driving CS# Low, followed by the command code on Serial Data Input (SI). CS# must be driven Low for the entire duration of the sequence.

The Chip Erase command sequence: CS# goes low → sending Chip Erase command → CS# goes high. The command sequence is shown in Figure 22. CS# must be driven high after the eighth bit of the command code has been latched in; otherwise the Chip Erase command is not executed. As soon as CS# is driven high, the self-timed Chip Erase cycle (whose duration is tCE) is initiated. While the Chip Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Chip Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. The Chip Erase (CE) command is executed if the Block Protect (BP2, BP1, and BP0) bits are 0 and CMP=0 or the Block Protect (BP2, BP1, and BP0) bits are 1 and CMP=1. The Chip Erase (CE) command is ignored if one or more sectors are




Figure 22. Chip Erase Sequence Diagram



7.19. Deep Power-Down (DP) (B9H)

Executing the Deep Power-Down (DP) command is the only way to put the device in the lowest consumption mode (the Deep Power-Down Mode). It can also be used as an extra software protection mechanism, while the device is not in active use, since in this mode, the device ignores all Write, Program and Erase commands. Driving CS# high deselects the device, and puts the device in the Standby Mode (if there is no internal cycle currently in progress). But this mode is not the Deep Power-Down Mode. The Deep Power-Down Mode can only be entered by executing the Deep Power-Down (DP) command. Once the device has entered the Deep Power-Down Mode, all commands are ignored except the Release from Deep Power-Down and Read Device ID (RDI) command. These commands can release the device from this mode. The Release from Deep Power-Down and Read Device ID (RDI) command releases the device from deep power down mode, also allows the Device ID of the device to be output on SO.

The Deep Power-Down Mode automatically stops at Power-Down, and the device is in the Standby Mode after Power-Up.

The Deep Power-Down command sequence: CS# goes low → sending Deep Power-Down command → CS# goes high. The command sequence is shown in Figure 23. CS# must be driven high after the eighth bit of the command code has been latched in; otherwise the Deep Power-Down (DP) command is not executed. As soon as CS# is driven high, it requires a delay of tDP before the supply current is reduced to ICC2 and the Deep Power-Down Mode is entered. Any Deep Power-Down (DP) command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.




Figure 23. Deep Power-Down Sequence Diagram



Release from Deep Power-Down or High Performance Mode and Read Device ID (RDI) (ABH)

The Release from Power-Down or High Performance Mode / Device ID command is a multi-purpose command. It can be used to release the device from the Power-Down state or High Performance Mode or obtain the devices electronic identification (ID) number.

To release the device from the Power-Down state or High Performance Mode, the command is issued by driving the CS# pin low, shifting the instruction code "ABH" and driving CS# high as shown in Figure 24. Release from Power-Down will take the time duration of tRES1 (See AC Characteristics) before the device will resume normal operation and other c omma nd are accepted. The CS# pin must remain high during the tRES1 time duration.

When used only to obtain the Device ID while not in the Power-Down state, the command is initiated by driving the CS# pin low and shifting the instruction code "ABH" followed by 3-dummy Byte. The Device ID bits are then shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in Figure 25. The Device ID value is listed in Manufacturer and Device Identification table. The Device ID can be read continuously. The command is completed by driving CS# high.

When used to release the device from the Power-Down state and obtain the Device ID, the command is the same as previously described, and shown in Figure 25, except that after CS# is driven high it must remain high for a time duration of tRES2 (See AC Characteristics). After this time duration the device will resume normal operation and other command will be accepted. If the Release from Power-Down / Device ID command is issued while an Erase, Program or Write cycle is in process (when WIP equal 1) the command is ignored and will not have any effects on the current cycle.





Figure 24. Release Power-Down Sequence or High Performance Mode Sequence Diagram

Figure 25. Release Power-Down/Read Device ID Sequence Diagram






7.21. Read Manufacture ID/ Device ID (REMS) (90H)

The Read Manufacturer/Device ID command is an alternative to the Release from Power-Down / Device ID command that provides both the JEDEC assigned Manufacturer ID and the specific Device ID.

The command is initiated by driving the CS# pin low and shifting the command code "90H" followed by a 24-bit address (A23-A0) of 000000H. After which, the Manufacturer ID and the Device ID are shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in Figure 26. If the 24-bit address is initially set to 000001H, the Device ID will be read first.



30



7.22. Read Identification (RDID) (9FH)

The Read Identification (RDID) command allows the 8-bit manufacturer identification to be read, followed by two Bytes of device identification. The device identification indicates the memory type in the first Byte, and the memory capacity of the device in the second Byte. The Read Identification (RDID) command while an Erase or Program cycle is in progress is not decoded, and has no effect on the cycle that is in progress. The Read Identification (RDID) command should not be issued while the device is in Deep Power-Down Mode.

The device is first selected by driving CS# low. Then, the 8-bit command code for the command is shifted in. This is followed by the 24-bit device identification, stored in the memory, Each bit is shifted out on the falling edge of Serial Clock. The command sequence is shown in Figure 27. The Read Identification (RDID) command is terminated by driving CS# high at any time during data output. When CS# is driven high, the device is in the Standby Mode. Once in the Standby Mode, the device waits to be selected, so that it can receive, decode and execute commands.




Figure 27. Read Identification ID Sequence Diagram



7.23. Continuous Read Mode Reset (CRMR) (FFH)

The Dual/Quad I/O Fast Read operations, "Continuous Read Mode" bits (M7-0) are implemented to further reduce command overhead. By setting the (M7-0) to AXH, the next Dual/Quad I/O Fast Read operations do not require the BBH/EBH/E7H command code.

Because the ZD25Q16B has no hardware reset pin, so if Continuous Read Mode bits are set to "AXH", the ZD25Q16B will not recognize any standard SPI commands. So Continuous Read Mode Reset command will release the Continuous Read Mode from the "AXH" state and allow standard SPI command to be recognized. The command sequence is show in Figure 29.




Figure 28. Continuous Read Mode Reset Sequence Diagram



7.24. Read Unique ID (4BH)

The Read Unique ID command accesses a factory-set read-only 128bit number that is unique to each ZD25Q16B device. The Unique ID can be used in conjunction with user software methods to help prevent copying or cloning of a system. The Read Unique ID command sequence: CS# goes low → sending Read Unique ID command → Dummy Byte1 → Dummy Byte2 → Dummy Byte3 → Dummy Byte4→128bit Unique ID Out → CS# goes high. The command sequence is show below.




Figure 29. Read Unique ID Sequence Diagram

7.25. Program/Erase Suspend (PES) (75H)

The Program/Erase Suspend command "75H", allows the system to interrupt a page program or sector/block erase operation and then read data from any other sector or block. The Write Status Register command (01H) and Erase/Program Security Registers command (44H,42H) and Erase commands (20H, 52H, D8H, C7H, 60H) and Page Program command (02H / 32H) are not allowed during Program suspend. The Write Status Register command (01H/31H/11H) and Erase Security Registers command (44H) and Erase commands (20H, 52H, D8H, C7H, 60H) are not allowed during Erase suspend. Program/Erase Suspend is valid only during the page program or sector/block erase operation. A maximum of time of "tsus" (See AC Characteristics) is required to suspend the program/erase operation.

The Program/Erase Suspend command will be accepted by the device only if the SUS bit in the Status Register equal to 0 and WIP bit equal to 1 while a Page Program or a Sector or Block Erase operation is on-going. If the SUS bit equal to 1 or WIP bit equal to 0, the Suspend command will be ignored by the device. The WIP bit will be cleared from 1 to 0 within "tsus" and the SUS bit will be set from 0 to 1 immediately after Program/Erase Suspend. A power-off during the suspend period will reset the device and release the suspend state. The command sequence is show in Figure 31.






Figure 30. Program/Erase Suspend Sequence Diagram

7.26. Program/Erase Resume (PER) (7AH)

The Program/Erase Resume command must be written to resume the program or sector/block erase operation after a Program/Erase Suspend command. The Program/Erase Resume command will be accepted by the device only if the SUS bit equal to 1 and the WIP bit equal to 0. After issued the SUS bit in the status register will be cleared from 1 to 0 immediately, the WIP bit will be set from 0 to 1 within 200ns and the Sector or Block will complete the erase operation or the page will complete the program operation. The Program/Erase Resume command will be ignored unless a Program/Erase Suspend is active. The command sequence is show in Figure 32.




Figure 31. Program/Erase Resume Sequence Diagram

7.27. Erase Security Registers (44H)

The ZD25Q16B provides four 256-Byte Security Registers which can be read and programmed individually. These registers may be used by the system manufacturers to store security and other important information separately from the main memory array.

The Erase Security Registers command is similar to Sector/Block Erase command. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit.

The Erase Security Registers command sequence: CS# goes low → sending Erase Security Registers command → 3-Byte address on SI →CS# goes high. The command sequence is shown in Figure 33. CS# must be driven high after the eighth bit of the command code has been latched in, otherwise the Erase Security Registers command is not executed. As soon as CS# is driven high, the self-timed Erase Security Registers cycle (whose duration is tSE) is initiated. While the Erase Security Registers cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Erase Security Registers cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. The Security RegistersLock Bit (LB) in the Status Register can be used to OTP protect the security registers. Once the LB bit is set to 1, the Security Registers will be permanently locked; the Erase Security Registers command will be ignored.



Addre	A23-A16	A15-A8	A7-A0
Security Registers	00Н	00Н	Don't Care

CS#

| Command | CS# | Command | CS# | Command | CS# | Command | CS# | Command | CS# | COmmand | CS# | COmmand | CS# | COmmand | CS# | COmmand | CS# | COmmand | CS# | COmmand | CS# | COmmand | CS# | COmmand | CS# | COmmand | CS# | COmmand | CS# | COmmand | CS# | COmmand | CS# | COmmand | CS# | COmmand | CS# | COmmand | CS# | COmmand | CS# | COmmand | CS# | COmmand | CS# | COmmand | CS# | COmmand | CS# | COmmand | CS# | COmmand | CS# | COmmand | CS# | COmmand | CS# | COmmand | CS# | COmmand | CS# | COmmand | CS# | COmmand | CS# | COmmand | CS# | COmmand | CS# | COmmand | CS# | COmmand | CS# | COmmand | CS# | COmmand | CS# | COmmand | CS# | COmmand | CS# | COmmand | CS# | COmmand | CS# | COmmand | CS# | COmmand | CS# | COmmand | CS# | COmmand | CS# | COmmand | CS# | COmmand | CS# | COmmand | CS# | COmmand | CS# | COmmand | CS# | C

7.28. Program Security Registers (42H)


The Program Security Registers command is similar to the Page Program command. Each security register contains one pages content. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Program Security Registers command. The Program Security Registers command is entered by driving CS# Low, followed by the command code (42H), three address Bytes and at least one data Byte on SI. As soon as CS# is driven high, the self-timed Program Security Registers cycle (whose duration is tPP) is initiated. While the Program Security Registers cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Program Security Registers cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

If the Security Registers Lock Bit (LB) is set to 1, the Security Registers will be permanently locked. Program Security

Registers command will be ignored.

Address	A23-A16	A15-A8	A7-A0
Security Registers 0	00Н	00Н	Byte Address
Security Registers 1	00Н	01H	Byte Address
Security Registers 2	00Н	02H	Byte Address
Security Registers 3	00Н	03Н	Byte Address

Figure 33. Program Security Registers command Sequence Diagram






7.29. Read Security Registers (48H)

The Read Security Registers command is similar to Fast Read command. The command is followed by a 3-Byte address (A23-A0) and a dummy Byte, and each bit is latched-in on the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, and each bit is shifted out, at a Max frequency fC, on the falling edge of SCLK. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out. Once the A7-A0 address reaches the last Byte of the register (Byte FFH), it will reset to 00H, the command is completed by driving CS# high.

Address	A23-A16	A15-A8	A7-A0
Security Registers 0	00Н	00Н	Byte Address
Security Registers 1	00H	01H	Byte Address
Security Registers 2	00H	02H	Byte Address
Security Registers 3	00Н	03H	Byte Address

Figure 34. Read Security Registers command Sequence Diagram





7.30. Enable Reset (66H) and Reset (99H)

If the Reset command is accepted, any on-going internal operation will be terminated and the device will return to its default power-on state and lose all the current volatile settings, such as Volatile Status Register bits, Write Enable Latch status (WEL), Program/Erase Suspend status, Read Parameter setting (P7-P0), Continuous Read Mode bit setting (M7-M0) and Wrap Bit Setting (W6-W4).

The "Reset (99H)" command sequence as follow: CS# goes low → Sending Enable Reset command → CS# goes high → CS# goes low → Sending Reset command → CS# goes high. Once the Reset command is accepted by the device, the device will take approximately tRST = 30us / 4ms to reset. During this period, no command will be accepted. Data corruption may happen if there is an on-going or suspended internal Erase or Program operation when Reset command




Figure 35. Enable Reset and Reset command Sequence Diagram

7.31. Read Serial Flash Discoverable Parameter (5AH)

The Serial Flash Discoverable Parameter (SFDP) standard provides a consistent method of describing the functional and feature capabilities of serial flash devices in a standard set of internal parameter tables. These parameter tables can be interrogated by host system software to enable adjustments needed to accommodate divergent features from multiple vendors. The concept is similar to the one found in the Introduction of JEDEC Standard, JESD68 on CFI. SFDP is a standard of JEDEC Standard No.216.




Figure 36. Read Serial Flash Discoverable Parameter command Sequence Diagram



Description	Comment	Add(H) (Byte)	DW Add (Bit)	Data	Data
SFDP Signature	Fixed:50444653H	00H	07:00	53H	53H
		01H	15:08	46H	46H
		02H	23:16	44H	44H
		03H	31:24	50H	50H
SFDP Minor Revision Number	Start from 00H	04H	07:00	06H	06H
SFDP Major Revision Number	Start from 01H	05H	15:08	01H	01H
Number of Parameters Headers	Start from 00H	06H	23:16	01H	01H
Unused	Contains 0xFFH and can never be changed	07H	31:24	FFH	FFH
ID number (JEDEC)	00H: It indicates a JEDEC specified header	08Н	07:00	00H	00 H
Parameter Table Minor Revision Number	Start from 0x00H	09Н	15:08	06H	06Н
Parameter Table Major Revision Number	Start from 0x01H	0AH	23:16	01H	01H
Parameter Table Length (in double word)	How many DWORDs in the Parameter table	ОВН	31:24	09H	09Н
Parameter Table Pointer (PTP)	First address of JEDEC Flash	ОСН	07:00	30H	30H
	Parameter table	ODH	15:08	00H	00 H
		0EH	23:16	00H	00 H
Unused	Contains 0xFFH and can never be changed	OFH	31:24	FFH	FFH
ID Number (Zetta Device Manufacturer ID)	It is indicates Zetta Device manufacturer ID	10H	07:00	BAH	ВАН
Parameter Table Minor Revision Number	Start from 0x00H	11H	15:08	00Н	00Н
Parameter Table Major Revision Number	Start from 0x01H	12H	23:16	01H	01H
Parameter Table Length (in double word)	How many DWORDs in the Parameter table	13H	31:24	03H	03Н
Parameter Table Pointer (PTP)	First address of Zetta	14H	07:00	90H	90H
	Device Flash Parameter	15H	15:08	00Н	00H
	table	16H	23:16	00Н	00Н
Unused	Contains 0xFFH and can never be changed	17H	31:24	FFH	FFH



Table4. Parameter Table (0): JEDEC Flash Parameter Tables

Description	Comment	Add(H)	DW Add	Data	Data
		(Byte)	(Bit)		
Block/Sector Erase Size	00: Reserved; 01: 4KB erase; 10: Reserved; 11: not support 4KB erase		01:00	01b	
Write Granularity	0: 1Byte, 1: 64Byte or larger	1	02	1b	
Write Enable Instruction Requested for Writing to Volatile Status Registers	0: Nonvolatile status bit 1: Volatile status bit (BP status register bit)	30H	03	0b	Е5Н
Write Enable Opcode Select for Writing to Volatile Status Registers	0: Use 50H Opcode, 1: Use 06H Opcode, Note: If target flash status register is Nonvolatile, then bits 3 and 4 must be set to 00b.		04	0b	
Unused	Contains 111b and can never be changed		07:05	111b	
4KB Erase Opcode		31H	15:08	20H	20H
(1-1-2) Fast Read	0=Not support, 1=Support		16	1b	Fall
Address Bytes Number used in addressing flash array	00: 3 Byte only, 01: 3 or 4 Byte, 10: 4 Byte only, 11: Reserved		18:17	00b	
Double Transfer Rate (DTR) clocking	0=Not support, 1=Support]	19	0b	
(1-2-2) Fast Read	0=Not support, 1=Support	32H	20	1b	F1H
(1-4-4) Fast Read	0=Not support, 1=Support	1	21	1b	1
(1-1-4) Fast Read	0=Not support, 1=Support	1	22	1b	
Unused		1	23	1b	
Unused		33H	31:24	FFH	FFH
Flash Memory Density		37H:34 H	31:00	OOFFFFF	FH
(1-4-4) Fast Read Number of Wait states	00000b: Wait states (Dummy Clocks) not support	W. W. W.	04:00	00100b	91.5500
(1-4-4) Fast Read Number of Mode Bits	000b:Mode Bits not support	38H	07:05	010b	44H
(1-4-4) Fast Read Opcode		39H	15:08	EBH	EBH
(1-1-4) Fast Read Number of Wait states	0 0000b: Wait states (Dummy Clocks) not support		20:16	01000b	
(1-1-4) Fast Read Number of Mode Bits	000b:Mode Bits not support	ЗАН	23:21	000b	08Н
(1-1-4) Fast Read Opcode	-	ЗВН	31:24	6ВН	6BH



Description	Comment	Add(H)	DW Add (Bit)	Data	Data
(1. 1. 2) Fast Band Number of	0.0000h. Walt states (Dummi	(byte)	(Bit)		
(1-1-2) Fast Read Number of Wait states	0 0000b: Wait states (Dummy Clocks) not support		04:00 010000	01000b	
(1-1-2) Fast Read Number of Mode Bits	000b: Mode Bits not support	3CH 3DH 3EH 3FH 40H 43H:41H 45H:44H 46H 47H 49H:48H 4AH 4DH 4DH 4EH 4FH 50H	07:05	000ь	08H
(1-1-2) Fast Read Opcode		3DH	15:08	ЗВН	3BH
(1-2-2) Fast Read Number of Walt states	ad Number 0 0000b: Wait states (Dummy Clocks) not support		20:16	00000ь	
(1-2-2) Fast Read Number of Mode Bits	000b: Mode Bits not support	3EH	23:21	100b	80H
(1-2-2) Fast Read Opcode		3FH	31:24	ВВН	ВВН
(2-2-2) Fast Read	0=not sup port 1=sup port	3	00	Ob	
Unused			03:01	111b	
(4-4-4) Fast Read	0=not support 1=support	40H	04	Ob	EEH
Unused			07:05	111b	
Unused		43H:41H	31:08	0xFFH	0xFFH
Unused		45H:44H	15:00	0xFFH	0xFFH
(2-2-2) Fast Read Number of Wait states	0 0000b: Wait states (Dummy Clocks) not support		20:16	00000ь	00Н
(2-2-2) Fast Read Number of Mode Bits	000b: Mode Bits not support		23:21	000b	
(2-2-2) Fast Read Opcode		47H	31:24	FFH	FFH
Unused		49H:48H	15:00	0xFFH	0xFFH
(4-4-4) Fast Read Number of Wait states	0 0000b: Wait states (Dummy Clocks) not support	4AH	20:16	00000ь	00Н
(4-4-4) Fast Read Number of Mode Bits	000b: Mode Bits not support		23:21	000b	
(4-4-4) Fast Read Opcode		4BH	31:24	FFH	FFH
Sector Type 1 Size	Sector/block size=2^N Bytes 0x00b: this sector type don't exist	4CH	07:00	осн	ОСН
Sector Type 1 erase Opcode		4DH	15:08	20H	20H
Sector Type 2 Size	Sector/block size=2^N Bytes 0x00b: this sector type don't exist	4EH	23:16	OFH	OFH
Sector Type 2 erase Opcode		4FH	31:24	52H	52H
Sector Type 3 Size	Sector/block size=2^N Bytes 0x00b: this sector type don't exist	50H	07:00	10H	10H
Sector Type 3 erase Opcode		51H	15:08	D8H	D8H
Sector Type 4 Size	Sector/block size=2^N Bytes 0x00b: this sector type don't exist	52H	23:16	00Н	00Н
Sector Type 4 erase Opcode		53H	31:24	FFH	FFH



Table5. Parameter Table (1): Zetta Device Flash Parameter Tables

Description	Comment	Add(H) (Byte)	DW Add (Bit)	Data	Data
Vcc Supply Maximum Voltage	2000H=2.000V 2700H=2.700V 3600H=3.600V	61H:60 H	15:00	3600H	3600H
Vcc Supply Minimum Voltage	1650H=1.650V 2250H=2.250V 2300H=2.300V 2700H=2.700V	63H:62 H	31:16	2700H	2700H
HW Reset# pin	0=not support 1=support		00	0b	
HW Hold# pin	0=not support 1=support	1	01	1b	
Deep Power Down Mode	0=not support 1=support	1	02	1b	
SW Reset	0=not support 1=support	1	03	1b	
SW Reset Opcode	Should be issu Reset Enable(66H) before Reset cmd.	65H:64 H	11:04	99н	799EH
Program Suspend/Resume	0=not support 1=support	1	12	1b	
Erase Suspend/Resume	0=not support 1=support	1	13	1b	
Unused		1	14	1b	
Wrap-Around Read mode	0=not support 1=support	1	15	0b	
Wrap-Around Read mode Opcode		66H	23:16	FFH	FFH
Wrap-Around Read data length	08H:support 8B wrap-around read 16H:8B&16B 32H:8B&16B&32B 64H:8B&16B&32B&64B	67H	31:24	64H	64H
Individual block lock	0=not support 1=support		00	0b	
Individual block lock bit (Volatile/Nonvolatile)	0=Volatile 1=Nonvolatile		01	0b	
Individual block lock Opcode]	09:02	FFH	
Individual block lock Volatile protect bit default protect status	0=protect 1=unprotect	6BH:68	10	0b	EBFCH
Secured OTP	0=not support 1=support	н	11	1b	
Read Lock	0=not support 1=support		12	0b	
Permanent Lock	0=not support 1=support		13	1b	
Unused]	15:14	11b	
Unused		1	31:16	FFFFH	FFFFH



8. ELECTRICAL CHARACTERISTICS

8.1. POWER-ON TIMING




Table6. Power-Up Timing and Write Inhibit Threshold

Symbol	Paramet	Min.	Max.	Unit
tVSL	VCC (min) To CS# Low	1.8		ms
VWI	Write Inhibit Voltage	1.5	2.5	V

8.2. INITIAL DELIVERY STATE

The device is delivered with the memory array erased: all bits are set to 1(each Byte contains FFH). The Status Register contains 00H (all Status Register bits are 0).


8.3. ABSOLUTE MAXIMUM RATINGS

Parameter	Value	Unit
Ambient Operating Temperature	-40 to 85	$^{\circ}$
	-40 to 105	
Storage Temperature	-65 to 150	°C
Applied Input / Output Voltage	-0.6 to VCC+0.4	V
Transient Input / Output Voltage(note: overshoot)	-2.0 to VCC+2.0	٧
VCC	-0.6 to 4.2	V




Figure 38. Maximum Negative and Positive Overshoot Waveform

Maximum NegativeOvershoot Waveform



Maximum Positive Overshoot Waveform



Symbol	Parameter	Min	Тур.	Max.	Unit	Conditions
CIN	Input Capacitance			6	pF	VIN=0V
COUT	Output Capacitance			8	pF	VOUT=0V
CL	Load Capacitance		3		pF	
	Input Rise And Fall time			5	ns	
	Input Pulse Voltage	0.1VC	C to 0.8VC	С	V	
	Input Timing Reference Voltage	0.2VC	C to 0.7VC	С	V	
	Output Timing Reference Voltage		0.5VCC		V	



8.5. DC CHARACTERISTICS

(T= -40°C~85°C, VCC=2.7~3.6V)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit.
lu	Input Leakage Current				±2	μА
ILO	Output Leakage Current				±2	μА
Icc1	Standby Current	CS#=VCC,		8		μΑ
		V _{IN} =VCC or VSS				
I _{CC2}	Deep Power-Down Current	CS#=VCC,		0.65	22	μΑ
	100	V _{IN} =VCC or VSS				
		CLK=0.1VCC /				
		0.9VCC			4.2	1.00
		at 120MHz,		3.1		mA
	0 11 0 1 (00 0 1)	Q=Open(*1,*2,*4 I/O)				
Icc3	Operating Current (OB Read)	CLK=0.1VCC /				
		0.9VCC			0.00000	1000000
		at 80MHz,		2.2	3.2	mA
		Q=Open(*1,*2,*4 I/O)				
I _{CC4}	Operating Current (PP)	CS#=VCC			3	mA
Iccs	Operating Current (WRSR)	CS#=VCC			3	mA
Icc6	Operating Current (SE)	CS#=VCC			2	mA
I _{CC7}	Operating Current (BE)	CS#=VCC			2	mA
Iccs	Operating Current (CE)	CS#=VCC			2	mA
VIL	Input Low Voltage				0.2VCC	V
VIH	Input High Voltage		0.7VCC			V
VoL	Output Low Voltage	Ι _{ΟL} =100 μΑ			0.2	V
VoH	Output High Voltage	Ι _{ΟΗ} =-100μΑ	VCC-0.2			V

Note:

- 1. Typical values given for TA=25°C.
- 2. Value guaranteed by design and/or characterization, not 100% tested inproduction.

2.5

2.5

2.5

0.2VCC

0.2

mA

mA

mA

V

V

V

V



(T= -40°C~105°C, VCC=2.7~3.6V)

Symbol **Test Condition** Unit. **Parameter** Min. Typ. Max. lu Input Leakage Current ±2 μΑ Output Leakage Current ±2 Lo μΑ Standby Current CS#=VCC, 8 Icc1 μΑ V_{IN}=VCC or VSS Deep Power-Down Current CS#=VCC, 0.65 25 Icc2 μΑ V_{IN}=VCC or VSS CLK=0.1VCC / 0.9VCC 3.1 4.2 mA at 120MHz, Q=Open(*1,*2,*4 I/O) Operating Current (OB Read) Icc3 CLK=0.1VCC / 0.9VCC 2.2 3.2 mA at 80MHz, Q=Open(*1,*2,*4 I/O) Icc4 Operating Current (PP) CS#=VCC 3.5 mA Operating Current (WRSR) CS#=VCC 3.5 Icc5 mA

0.7VCC

VCC-0.2

CS#=VCC

CS#=VCC

CS#=VCC

IoL =100 μA

Іон =-100μА

Note:

Icc6

Icc7

Icc8

VIL

VIH

VOL

Voh

1. Typical values given for TA=25°C.

Operating Current (SE)

Operating Current (BE)

Operating Current (CE)

Input Low Voltage

Input High Voltage

Output Low Voltage

Output High Voltage

Value guaranteed by design and/or characterization, not 100% tested inproduction



8.6. AC CHARACTERISTICS

 $(T=-40^{\circ}C\sim85^{\circ}C, VCC=2.7\sim3.6V, C_L=30pf)$

Symbol	Parameter	Min.	Typ.	Max.	Unit.
	Serial Clock Frequency For: Dual I/O(BBH), Quad I/O (EBH),				
Fc	Quad Output (6BH) (Dual I/O & Quad I/O Without			104	MHz
	High Performance Mode), on 3.0V-3.6V power supply				
	Serial Clock Frequency For: Dual I/O(BBH), Quad I/O	,,,		104 80 120 80	
fcı	(EBH), Quad Output (6BH) (Dual I/O & Quad I/O Without High			80	MHz
	Performance Mode), on 2.7V-3.0V power supply			104 80 120 80 6	
	Serial Clock Frequency For: Dual I/O(BBH), Quad I/O				
f _{C2}	(EBH), Quad Output (6BH) (Dual I/O & Quad I/O With High			120	MHz
	Performance Mode), on 2.7V-3.6V power supply				
	Serial Clock Frequency For: Fast Read (0BH), Write Status				
f _{C3}	Register (01H) with or without High Performance Mode on			80 120 80 6 6 6	MH
	2.7V-3.6V power supply				
	Serial Clock Frequency For: Read (03H) Read ID (90H, 9FH			00	NACC.
fR	and ABH), Read Status Register (05H and 35H)			80	MHz
tal	Serial Clock High Time	4			ns
tau	Serial Clock Low Time	4			ns
tсісн	Serial Clock Rise Time (Slew Rate)	0.1			V/ns
tсна	Serial Clock Fall Time (Slew Rate)	0.1			V/ns
tsuch	CS# Active Setup Time	5			ns
toнsн	CS# Active Hold Time	5			ns
tsнон	CS# Not Active Setup Time	5			ns
tonsi	CS# Not Active Hold Time	5			ns
tsusi	CS# High Time (Read/Write)	20			ns
tsнqz	Output Disable Time			6	ns
taax	Output Hold Time	1.2			ns
tovch	Data In Setup Time	2			ns
tchox	Data In Hold Time	2			ns
thich	HOLD# Low Setup Time (Relative To Clock)	5		į.	ns
tнисн	HOLD# High Setup Time (Relative To Clock)	5			ns
t _{CHHL}	HOLD# High Hold Time (Relative To Clock)	5			ns
tоннн	HOLD# Low Hold Time (Relative To Clock)	5			ns
t _{HLQZ}	HOLD# Low To High-Z Output			6	ns
t _{HHQX}	HOLD# High To Low-Z Output			6	ns
tciqv	Clock Low To Output Valid			7	ns
twisi	Write Protect Setup Time Before CS# Low	20			ns
tshwL	Write Protect Hold Time After CS# High	100			ns
top	CS# High To Deep Power-Down Mode			25	μs



t _{RES1}	CS# High To Standby Mode Without Electronic Signature Read			25	μs
tres2	CS# High To Standby Mode With Electronic Signature Read			25	μs
tsus	CS# High To Next Command After Suspend			20	μs
trs	Latency Between Resume And Next Suspend	100			μs
trst	CS# High To Next Command After Reset (Except From WRSR)			30	μs
	CS# High To Next Command After Reset (From WRSR)			4	ms
tw	Write Status Register Cycle Time		2.6	4	ms
tpp	Page Programming Time		1.1	1.6	ms
tse	Sector Erase Time (4K Bytes)		5.1	7.6	ms
t _{BE1}	Block Erase Time (32K Bytes)		5.1	7.6	ms
t _{BE2}	Block Erase Time (64K Bytes)		5.1	7.6	ms
tce	Chip Erase Time (ZD25Q16B)		5.2	7.8	ms

Note:

- 1. Typical values given for TA=25°C.
- 2. Value guaranteed by design and/or characterization, not 100% tested inproduction



(T= -40°C~105°C, VCC=2.7~3.6V, C_L =30pf)

Symbol	Parameter	Min.	Тур.	Max.	Unit.	
	Serial Clock Frequency For: Dual I/O(BBH), Quad I/O (EBH),					
Fc	Quad Output (6BH) (Dual I/O & Quad I/O Without			70	MHz	
	High Performance Mode), on 3.0V-3.6V power supply					
	Serial Clock Frequency For: Dual I/O(BBH), Quad I/O					
fcı	(EBH), Quad Output (6BH) (Dual I/O & Quad I/O Without High			60 80 70 80	60	MHz
	Performance Mode), on 2.7V-3.0V power supply			V. CT:		
	Serial Clock Frequency For: Dual I/O(BBH), Quad I/O					
fcz	(EBH), Quad Output (6BH) (Dual I/O & Quad I/O With High			70	MHz	
~~	Performance Mode), on 2.7V-3.6V power supply					
	Serial Clock Frequency For: Fast Read (0BH), Write Status					
fc3	Register (01H) with or without High Performance Mode on				MHz	
	2.7V-3.6V power supply					
	Serial Clock Frequency For: Read (03H) Read ID (90H, 9FH			90	MHz	
f _R	and ABH), Read Status Register (05H and 35H)			80	IVITIZ	
t _{CLH}	Serial Clock High Time	4		8	ns	
tau	Serial Clock Low Time	4			ns	
tcıcн	Serial Clock Rise Time (Slew Rate)	0.2			V/ns	
t _{сна.}	Serial Clock Fall Time (Slew Rate)	0.2			V/ns	
tsich	CS# Active Setup Time	5			ns	
t _{CHSH}	CS# Active Hold Time	5			ns	
tsнон	CS# Not Active Setup Time	5			ns	
t _{CHSL}	CS# Not Active Hold Time	5			ns	
tsusi	CS# High Time (Read/Write)	20		e E	ns	
t _{SHQZ}	Output Disable Time			6	ns	
taax	Output Hold Time	1.2			ns	
tovch	Data In Setup Time	2		6	ns	
tснох	Data In Hold Time	2			ns	
tнисн	HOLD# Low Setup Time (Relative To Clock)	5			ns	
t _{ннсн}	HOLD# High Setup Time (Relative To Clock)	5			ns	
tсннь	HOLD# High Hold Time (Relative To Clock)	5			ns	
tснин	HOLD# Low Hold Time (Relative To Clock)	5			ns	
thiaz	HOLD# Low To High-Z Output			6	ns	
tннах	HOLD# High To Low-Z Output			6	ns	
tciqv	Clock Low To Output Valid			7	ns	
twisi	Write Protect Setup Time Before CS# Low	20			ns	
tsHWL	Write Protect Hold Time After CS# High	100			ns	
top	CS# High To Deep Power-Down Mode			25	μs	



tres1	CS# High To Standby Mode Without Electronic Signature Read			25	μs
tres2	CS# High To Standby Mode With Electronic Signature Read			25	μs
tsus	CS# High To Next Command After Suspend			20	μs
t _{RS}	Latency Between Resume And Next Suspend	100			μs
trst	CS# High To Next Command After Reset (Except From WRSR)			30	μs
	CS# High To Next Command After Reset (From WRSR)			4.5	ms
tw	Write Status Register Cycle Time		2.6	4.5	ms
T PP	Page Programming Time		1.1	2	ms
tse	Sector Erase Time (4K Bytes)		5.1	8.2	ms
t _{BE1}	Block Erase Time (32K Bytes)		5.1	8.2	ms
t _{BE2}	Block Erase Time (64K Bytes)		5.1	8.2	ms
tcE	Chip Erase Time (ZD25Q16B)		5.2	8.4	ms

Note:

- 1. Typical values given for TA=25°C.
 - 2. Value guaranteed by design and/or characterization, not 100% tested inproduction



3. Figure 40. Serial Input Timing




Figure41. Output Timing




Figure 42. Resume to Suspend Timing Diagram






Figure 43. Hold Timing





9. Ordering Information





Ordering Information




10. PACKAGE INFORMATION

10.1. 8-Lead SOP(150mil)








Dimensions

Sym	nbol	^	۸	۸	۸	h	С	D	E	Е		,		h	θ
Unit	t	A	A 1	A 2	A 3	b)	U		1	е	L	1	11	b
	Min	-	0.	1.	0.	0.	0.	4.	5.	3.		0.		0.2	0
m	No	-	-	1.	0.	-	-	4.	5.	3.	1.2 7	-	1.0	-	-
m	Max	1.	0.2	1.	0.	0.	0.	5.	6.	4.	BS	0.	5	0.5	8
	Min	-	0.0	0.0	0.0	0.0	0.0	0.1	0.2	0.1	0.0	0.0		0.0	0
Inc	No	-	-	0.0	0.0	-	-	0.1	0.2	0.1	0.0 50	-	0.0	-	-
h	Max	0.0	0.0	0.0	0.0	0.0	0.0	0.1	0.2	0.1	BS	0.0	41	0.0	8

TITL	DRAWING NO.	RE	RE
8-Lead SOP(150mil)		А	JEDEC MS-012



10.2 Lead TSSOP(173mil)





Symbol Unit				40	A3		С		_	F4		100	1.4	θ
		A	A1	A2	A3	b		D	Е	E1	e	E	L1	
mm	Min	-	0.05	0.90	0.39	0.20	0.13	2.90	6.20	4.30	5 V 3 V 18 S 3 G 5	0.45	2265230	0
	Nom	7.8	- 6	1.00	0.44	7.8	ē,	3.00	6.40	4.40	0.65 BSC	15	1.00 F	~
	Max	1.20	0.15	1.05	0.49	0.28	0.17	3.10	6.60	4.50	550	0.75	1,1	8
	Min	7.5	0.002	0.035	0.015	0.008	0.005	0.114	0.244	0.169		0.018		0
Inch	Nom	201	-2	0.039	0.017	20	2	0.118	0.252	0.173	BSC	32	0.039 - REF	-2
	Max	0.047	0.006	0.041	0.019	0.011	0.007	0.122	0.260	0.177		0.030		8


TITLE	DRAWING NO.	REV	REF
8-lead TSSOP		A	JEDEC MO-153



10.3. 8-Lead SOP(208mil)








Syml Unit		A	A1	A2	A3	b	С	D	E	E1	е	L	L1	θ
	Min	1.75	0.05	1.70	0.55	0.38		5.13	7.70	5.18		0.50	1.21	0
mm	Nom	1.9	0.1	1.80	0.60	0.43	0.203 REF	5.23	7.90	5.28	1.27 REF	0.65	1.31	-
	Max	2.05	0.15	1.90	0.65	0.48	1	5.33	8.10	5.38	. (21	0.80	1.41	8
	Min	0.069	0.002	0.067	0.022	0.015	0.000	0.202	0.303	0.204	0.050	0.020	0.048	0
Inch	Nom	0.075	0.004	0.071	0.024	0.017	0.008 REF	0.206	0.311	0.208	0.050 REF	0.026	0.052	-
	Max	0.081	0.006	0.075	0.026	0.019	۱ ۱	0.210	0.319	0.212	' I	0.031	0.056	8


Dimensions

TITL	DRAWING NO.	RE	RE
8-Lead SOP(208mil)		A	



10.4-Land USON(3x2x0.55mm)






Dimensions

Syml	Symbol		A1	A2	А3	h	D	D1	Е	E1	•		1.1	L3
Unit		Α	Aı	AZ	AS	b	ן	וט		<u> </u>	е	L	L1	LS
	Min	0.50	0.00		-	0.20	1.90	1.55	2.90	0.15		0.30	1	0.40
mm	Nom	0.55	0.02	0.40	0.15	0.25	2.00	1.60	3.00	0.20	0.50	0.35	0.10	0.45
	Max	0.60	0.05	-	-	0.30	2.10	1.65	3.10	0.25		0.40	-	0.50
	Min	0.015	0.00	-	-	0.007	0.074	0.061	0.114	0.005		0.011	-	0.012
Inch	Nom	0.018		0.012	0.005	0.010	0.079	0.063	0.118	0.008	0.02	0.013	0.004	0.016
	Max	0.019	0.001	-	-	0.012	0.082	0.064	0.122	0.009		0.015	-	0.020

TITLE	DRAWING NO.	REV	REF
DFN8L(0203X0.55-0.5)		A	JEDEC MO-252



10.5-Land USON(3x2x0.50mm)



SYMBOL		Α	A1	b	b1	С	D	D2	е	Nd	E	E2	L	K	R
	MIN	0.45	-	0.20	0.05		1.95	1.50			2.95	0.10	0.40	0.85	
MILLIMETER	NOM	0.50	0.02	0.25	0.10	0.152REF	2.00	1.60	0.50BSC	1.50BSC	3.00	0.20	0.45	0.95	0.25
	MAX	0.55	0.05	0.30	0.15		2.05	1.70			3.05	0.30	0.50	1.05	



11.Revision History

Rev.	Date	Description
1.0	2019-12-10	Initial Release
1.1	2020-01-02	Modify Package Informaon